You've been logged out of GDC Vault since the maximum users allowed for this account has been reached. To access Members Only content on GDC Vault, please log out of GDC Vault from the computer which last accessed this account.

Click here to find out about GDC Vault Membership options for more users.

close

Session Name:

Hotspots Flops and uOps (Presented by Intel)

Overview:

Multicore programming and task decomposition techniques to utilize ever increasing core counts on modern processors are generally well understood. However, single core optimizations are harder to comprehend. Understanding out-of-order execution of instructions as well as fully utilizing wide SIMD is critical to obtain the most performance on modern CPUs.

In this session, we focus on instruction and SIMD level parallelism techniques using Intel's Sandy Bridge micro-architecture as an example. We explain how instructions, including the new Advanced Vector Extensions (AVX), are decoded and executed out-of-order on the x86 back-end. We present sample workflows to identify bottlenecks in existing code, including architecture specific, and validate changes to obtain optimal code performance.
 

Did you know free users get access to 30% of content from the last 2 years?


Get your team full access to the most up to date GDC content

  • GDC Europe 2011
  • Levent Akyil
  • Intel
  • free content
  • Programming
  • Programming