GDC Vault is part of the Informa Tech Division of Informa PLC
This is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.
Hotspots Flops and uOps (Presented by Intel)
Multicore programming and task decomposition techniques to utilize ever increasing core counts on modern processors are generally well understood. However, single core optimizations are harder to comprehend. Understanding out-of-order execution of instructions as well as fully utilizing wide SIMD is critical to obtain the most performance on modern CPUs.
In this session, we focus on instruction and SIMD level parallelism techniques using Intel's Sandy Bridge micro-architecture as an example. We explain how instructions, including the new Advanced Vector Extensions (AVX), are decoded and executed out-of-order on the x86 back-end. We present sample workflows to identify bottlenecks in existing code, including architecture specific, and validate changes to obtain optimal code performance.
Did you know free users get access to 30% of content from the last 2 years?